They are connected serially with the same clock (CLK) signal applied to each Flip-Flop.įig. 2 below shows a SISO mode of Shift Register consisting of 4 D-Type Flip-Flops (FF 0, FF 1, FF 2 and FF3). The stored information is produced as its output. the data transmitted is one bit at a time in either left or right direction. ![]() SISO mode accepts data serially under clock control i.e. ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |